http://www.mentor.com/dsm/
Tadpole
hp
Click here for EDAToolsCafe Click here for EDAToolsCafe Click here for Internet Business Systems Click here for Hewlett Packard Click here for EDAToolsCafe
Search:
  Home | EDAVision | Companies | Downloads | Interviews | Forums | News | Resources |  ItZnewz  | |   | PCBCafe
  Check Mail | Submit Material | Universities | Books & Courses | Events | Membership | Fun Stuff | Advertise |
 Browse eCatalog:  Subscribe to EDA Daily News
eCatalogAsic & ICPCBFPGADesign ServicesHardwareSIP
Email: 
 EDAToolsCafe 

Printer Friendly Version

Mentor Graphics" Celaro Hardware Emulator Adds Support for Verisity"s eCelerator

Integrated Methodology Combines Testbench Automation and Emulation

MOUNTAIN VIEW, Calif.--(BUSINESS WIRE)--March 4, 2002--Verisity Ltd. (Nasdaq: VRST - news), the leading provider of functional verification automation, and Mentor Graphics® Corporation today announced that Meta Systems, the emulation division of Mentor Graphics, is integrating Verisity's eCelerator(TM) to the Celaro(TM) hardware emulator and has joined Verisity's VIP(TM) Program. eCelerator is innovative new synthesis technology that enables the power of Specman Elite(TM) with the high performance of hardware-assisted verification (see press release dated March 4, 2002 "Verisity's Launches Breakthrough Testbench Acceleration Technology"). An integrated solution between eCelerator and the Celaro hardware emulator provides users with a significant increase in verification performance while maintaining a high degree of visibility, flexibility, and control over the verification process.

"We will benefit, both in terms of design time and design quality, by being able to re-use the same Specman Elite testbench environment on the hardware emulator, that we've already developed for simulation on a workstation. Using Verisity's eCelerator, this can be done and provide much greater verification performance," said Philippe Magarshack, Central R&D Group Vice-President, Design Automation at STMicroelectronics. "This new methodology will allow us to quickly move our verification environment from simulation to emulation, thereby allowing us to save weeks or possibly months on the critical path of our complex SoC designs.

eCelerator synthesizes and accelerates testbenches written in the e verification language onto the Celaro system, resulting in a dramatic increase in performance for Specman Elite users. Using the proper methodology, a significant subset of the e testbenches can be synthesized and mapped onto the hardware emulator, including bus functional models, monitors, data checkers, protocol checkers, and error messaging. A key benefit of this integration is the ability of designers to use the Celaro emulator earlier in the verification process, improving productivity in the validation of today's complex SoC (System-on-Chip) designs. Users are able to control the verification progress because they retain all of the power of Specman Elite, including automatic generation of tests, data and temporal checking and functional coverage analysis while taking advantage of the Celaro emulator performance, capacity and flexibility.

"The integration of emulation and testbench automation is a critical next-step in verification methodologies that enables users to dramatically speed up their verification process and easily move emulation earlier into the flow," said Gabriele Pulini, marketing director at Meta Systems, the emulation division of Mentor Graphics. "Mentor Graphics and Verisity have a long-standing, successful partnership and this new technology partnership extends our relationship and customer offerings one step further."

eCelerator Integration with Celaro Hardware Emulator

eCelerator synthesizes e code for acceleration to enable Specman Elite to interact directly with the Celaro system, enabling the user to perform more comprehensive test runs. Specman Elite interacts with the hardware system through Mentor Graphics Celaro Transaction-based Interface (CTI). This interface removes the bottleneck of using a software simulator to connect Specman Elite to the Celaro system. Providing a direct connection fully customized to the Celaro emulator enables it to optimize the verification environment. CTI offers several levels of communication layers, from events or signals to higher abstraction level such as bus protocol or packet and frame transactions.

"Leveraging the Celaro hardware emulator's high performance with Specman Elite's powerful verification automation dramatically improves the users' ability to verify their designs," said Dave Tokic, director of strategic marketing for Verisity. "Customers can now take full advantage of the benefits that both technologies offer."

About Celaro Hardware Emulator

The Celaro emulator is the world leader in custom emulation technology using Mentor's unique 'Custom Emulator on Silicon' (CEOS) architecture. The patented Celaro design debug features give design visibility, which is comparable to a software simulator, but orders of magnitude faster. The Celaro systems also have design compilation times which are far better than commercial FPGA-based emulators, and design capacity which compares favorably with any competitor. The Celaro emulator is the only system which has sufficient performance for today's complex SoC designs. It excels in the field of hardware/software co-verification, a critical factor in the design of modern SoCs with their high software content. World Wide Web site: www.celaro.com

Availability

eCelerator support through Celaro Transaction-based Interface will be available in limited release in the third quarter of 2002.

About Verisity

Verisity is the leading provider of proprietary technologies and software products used to efficiently verify designs of electronic systems and complex integrated circuits that are essential to the communications and other high growth segments of the electronics industry. The Company's products automate the process of detecting flaws in these designs, enabling customers to deliver higher quality products, accelerate time-to-market and reduce overall product development costs.

Verisity Design, Inc.'s principal executive offices are located in Mountain View, CA. The Company's principal research and development offices are located in Rosh Ha'ain, Israel. For more information, see Verisity's web site at www.verisity.com.

About Mentor Graphics

Mentor Graphics Corporation (Nasdaq: MENT - news) is a world leader in electronic hardware and software design solutions, providing products, consulting services and award-winning support for the world's most successful electronics and semiconductor companies. Established in 1981, the company reported revenues over the last 12 months of more than $600 million and employs approximately 3,100 people worldwide. Corporate headquarters are located at 8005 S.W. Boeckman Road, Wilsonville, Oregon 97070-7777; Silicon Valley headquarters are located at 1001 Ridder Park Drive, San Jose, California 95131-2314. World Wide Web site: www.mentor.com.

Note to Editors: Verisity is a registered trademark of Verisity Design, Inc. eVC, eCelerator, and Specman Elite are trademarks of Verisity Design, Inc. All other trademarks are the property of their respected owners.

Mentor Graphics currently does not sell or market Meta Systems products in the United States.


Contact:
     Verisity Ltd.
     Jennifer Bilsey, 650/934-6823
     jen@verisity.com

http://www.mentor.com/dsm/
http://www.mentor.com/seamless/
http://www.mentor.com/pcb/
http://www.mentor.com/hdl_design/
SynaptiCAD


Click here for Internet Business Systems Copyright 2002, Internet Business Systems, Inc.
1-888-44-WEB-44 --- marketing@ibsystems.com